


# Beetle 1.2 Blockschematic



Testpulse Generator

Vfp Vfs Vrc Vpre Isha Ibuf Icomp Ithdelta Ith Ipipe IvoIbuf Ivd Icurbuf

Pipeline Control


I2C Interface

Vdcl Vd IvoIbuf Ipipe Icurbuf Icurbuf

BackEnd Bias-Generator




# Testpulse




four different testpulse types are generated  
 steps correspond to +2, +1, -1, -2 times the input signal amplitude

# Frontend






# Transient response of FE



Simulated primary current pulse of a silicon sensor

P. Sievers




Transient response of the front-end

- delta-shaped pulse (dashed line)
- current pulse (solid line)



# Pipeline cell



corresponding schematic


Layout of one pipeline storage cell with the adjacent cells in the same column

# Pipeline cap. vs Vgate for a nmos, zvt, pmos


Expressions

▽: C zvt  
▬: C pmos


△: C cap  
■: C nmos



# Pipeline readout




# Pipeline amplifier



- Pipeamp is reset in between two readouts (to Vd)
- Vdcl bias voltage works as the non-inverting input of the amplifier
- Vdcl node is buffered in each channel


# Current output driver



fully differential transconductance amplifier

- $I_n^{plus}$ : output of multiplexer source follower
  - $I_n^{minus}$ : output of the dummy channel
- common mode subtraction

# Current source




- cascode is formed by M1 and M2
- feedback loop (M1, M4 and M3) stabilises the drain-source voltage of M2

Implemented as a regulated cascode configuration


- nominal output 126uA

# Current DAC



- binary-weighted current sources
- PMOS transistors are arranged in a "common centroid" layout configuration
- homogeneous structure guarantees a good matching
- maximum output current: 2.03 mA


# Voltage DAC




- R-2R ladder configuration
- resistors are made of non-silicided polysilicon

# Power routing (Pipeamp)

## Power routing




# Power routing (Front-end)



vdda

gnda

this vdda-pad is on Beetle 1.2 connected to the front-end power



Beetle 1.2 readout with:

- pad connected to vdda
- pad not connected to vdda (comparable to Beetle 1.1)