



# Architecture and Concepts

Niels Van Bakel<sup>1</sup>, Daniel Baumeister<sup>2</sup>, Martin van Beuzekom<sup>1</sup>, Jo van den Brand<sup>1</sup>

Martin Feuerstack-Raible<sup>6</sup>, Neville Harnew<sup>3</sup>, Werner Hofmann<sup>2</sup>, Eddy Jans<sup>1</sup>

Sander Klous<sup>1</sup>, Karl-Tasso Knöpfle<sup>2</sup>, Sven Löchner<sup>2</sup>, Michael Schmelling<sup>2</sup>, Edgar Sexauer<sup>5</sup>

Nigel Smale<sup>3</sup>, Ulrich Trunk<sup>4</sup>, Hans Verkoojen<sup>1</sup>

<sup>1</sup>NIKHEF, Amsterdam

<sup>2</sup>Max-Planck Institut für Kernphysik, Heidelberg

<sup>3</sup>University of Oxford

<sup>4</sup>Physikalisches Institut der Universität Heidelberg

<sup>5</sup>now at Dialog Semiconductors, Kirchheim-Nabern, Germany

<sup>6</sup>now at Fujitsu Mikroelektronik, Dreieich-Buchsschlag, Germany

# Beetle: Application and Requirements

## LHC Accelerator:

- 40MHz BX clock

## Vertex Detector (VeLo): (Silicon Strip Detector)

- 10Mrad TID radiation hardness
- $\leq 25$ ns peaking time
- $\leq 6$ mW/ch power dissipation
- $\leq 30\%$  signal remainder from preceeding BX

## Silicon Tracker (ST): (Silicon Strip Detector)

- Similar to Velo plus
- compatible with  $>30$ pf strip capacitance
- Driving capability  $\geq 10$ m TP cable

## LHCb Experiment:

- $4\mu\text{s} = 160$  BX clock cycles L0 latency
- max. 16 (consecutive) pending triggers
- Readout time: 900ns/trigger
- Fixed length of data frames
- TTC/DCS compatible control signals

## Pile-Up Veto counters (Veto): (Silicon Strip Detector)


- Same as Velo plus
- prompt binary readout with reduced granularity
- global and per-channel threshold adjustment
- discriminator channels maskable

## Ring Image Cherekhov detector (RICH): (Multi-anode PMTs)

- Different Front End
- binary pipelined readout
- 80MHz readout clock

**Beetle** = "HELIX" (RD20 + prompt discriminators) architecture + pipelined binary mode



# Beetle: Block Schematics (I)




## Features:

- 128 input channels
- CSA/Shaper with 25ns peaking time
- 40 MHz sampling (LHC clock)
- 128 discriminators with switchable polarity
- analogue memory for 160 sampling steps
- buffer for 16 triggered events
- ➔ 4  $\mu$ s max. latency
- ➔ 900ns/event readout speed
- internal DACs for bias settings
- test pulse injector with adjustable amplitude
- setup/slow control via I<sup>2</sup>C interface


# Beetle: Block Schematics (II)




# Beetle: Readout Modes



VeLo/ST




RICH



Lab


Bit	Description
I0	Start Bit: Always 1
I1	(even) parity of pipeline column number (PCN)
I2	ActiveEDC: indicates active error correction logic (EDC)
I3	parity of <i>CompChTh</i> register
I4	parity of <i>CompMask</i> register
I5	parity of <i>TPSelect</i> register
I6-I7	2 LSB of <i>SEUcounter</i> register
P0-P7	Pipeline column number (PCN)

Comparator  
(Veto counters, prompt binary readout)



# Beetle: Amplifier Stages


all single-ended gain stages are folded cascode amplifiers



**NMOS input,  
PMOS feedback:**

- 👍 high  $g_m$ /area of input transistor
- 👎 feedback control voltage limited by power supply rail

**Preamp, pipeline readout amplifier**




**PMOS input,  
PMOS (T-gate) feedback:**

- 👍 no limitations for feedback transistor design
- 👎 low  $g_m$ /area of input transistor


**Shaper**

# Beetle: SEU Robust Circuits

State machines



Static registers





# Beetle: Other Features

## 10Mrad radiation hardness:

- commercial 0.25 $\mu$ m CMOS technology
- enclosed gate structures (for all NMOS FETs)

## SEE protection:

- guard rings and substrate contacts to prevent SEE
- triple-redundant registers (with autocorrection)

## Adjustable pulse shape:

- adjustable preamp and shaper feedback (I<sup>2</sup>C)
- adjustable bias currents (I<sup>2</sup>C)
- on a per-chip basis to match different detector characteristics

## Binary readout (fast comparators):

- global (8bit) and per channel (3bit) threshold adjustment (I<sup>2</sup>C)
- adjustable high-pass filter for common-mode suppression (I<sup>2</sup>C)
- channel mask to suppress noisy channels
- switchable polarity

## Test pulse:

- adjustable charge injection (I<sup>2</sup>C)
- switchable polarity
- channel mask (I<sup>2</sup>C)

## Output drivers (pipelined mode):

- fully differential current drivers (analog mode)
- can drive 10m of TP cable
- LVDS levels in binary mode