

---

# Digital Functionality of the Beetle Chip

Daniel Baumeister

# Outline

---

Hierarchy levels

I2C Interface

SEU Robustness


Pipeline/Readout Control

Readout Sequence

"Sticky Charge" Effect

Intended Digital Changes in Beetle1.3

# Hierarchy Levels



Functional description in Verilog

Synthesis: Synopsys

Place & Route: Silicon Ensemble

Fast Control and Slow Control also separated in Layout (different clock domain)

# I2C Interface

---

## Registers

- 16 bias registers (8 bit): Vfp, Vfs, lpre, ...
- 4 configuration registers (8 bit): Latency, ROCtrl, RclkDiv, CompCtrl
- 1 register: SEU counter (8 bit)
- 1 shift register (384 bit): CompChTh
- 2 shift registers (128 bit): CompMask, TpSelect

since version Beetle1.2: SCHMITT triggers in pads


planned: 5 V compatible pads

no external level shifting devices

# SEU Robustness: self-triggered correction

FSM state registers + flip-flops in logic: triple redundant

Beetle registers (bias, configuration, ...): red. + self-triggered correction




**no. of corrections is counted! (SEU counter)**

# Readout Sequence

## Timing

### Consecutive Readout



## Header

16 bits: I0: leading bit: always 1

I1: (even) parity of pipeline column number

I2: ActiveEDC: indicates active EDC logic


I3: parity of register CompChTh

I4: parity of register CompMask




I5: parity of register TpSelect

I6-7: 2 LSBs of register SEUcounter

P0-7: pipeline column number



# "Sticky Charge" Effect




## Modification in Beetle1.3



# Intended Digital Changes in Beetle1.3


---

## I2C Pads



## Daisychain Control

DaisyLast is sensitive to RTI: add switch  
 add state in FSM for  $f(\text{Rclk}) < 0.5 f(\text{Sclk})$



## Timing scheme Pipeamp (sticky charge effect)

shift PipeampReset by 12.5 ns

